INTRODUCTION
FPGAs offer several advantages over MPGAs including lower cost on small volumes, shorter time-to-market, increased flexibility and reduced risks. However, a design implemented in an FPGA requires approximately ten times the area and is roughly three times slower than one implemented in an MPGA ]. In this paper, we attempt to reduce these differences for a specific class of circuits by developing an architecture optimized for datapaths called the Datapath-FPGA (DP-FPGA). Our primary goal is to improve density, with performance being a secondary objective. Improving the density of designs with large datapaths would make the FPGA a feasible implementation method for a larger range of digital circuits.
Commercially available FPGAs, such as those described in [2] , [3] and [4] , are general-purpose and were developed for applications containing varying *Corresponding author.
330
D. LEWIS and D. CHEREPACHA amounts of datapath and control logic. As such, they are flexible and enjoy widespread usage. However, their bit-level granularity in both the logic and routing structures can be inefficient for implementing wide datapaths. In particular, they are unable to take advantage of the regular bit-slice nature which allows common resources to be shared among slices. As well, no distinction is made between data and control routing resources, even though their characteristics are quite different. In full custom designs, the density of regular structures is roughly three times that of random logic. We would like to similarly exploit the regularity of datapaths to gain area advantages over a general-purpose FPGA.
As a response to the weaknesses of early FPGAs in building datapaths, many recent FPGAs contain special structures to improve datapath density and performance. These structures include dedicated carry logic to support arithmetic functions, on-chip distributed RAM facilities and abundant flip-flops. AT&T's ORCA [5] architecture further attempts to improve its suitability for datapath applications by using logic blocks capable of processing four bits of data.
Application specific field-programmable devices focusing on digital signal processing (DSP) applications have been proposed. In [6] , Agarwala introduced a DSP logic module which is particularly efficient at implementing multiplexers and adders which are the building blocks of DSP circuits. In contrast to the bit-level granularity of this architecture, Chen [7] has developed a field-programmable multiprocessor for high performance DSP applications. It operates at a word-level and uses a cluster of execution units interconnected by a configurable crossbar switch. Unlike the preceding devices, the DP-FPGA is intended for a wide range of circuits containing a variety of datapaths, such as those found in digital signal processing, communications, circuit emulation and special-purpose processor applications. The targeted systems may contain several datapaths of various widths, and have irregularities in some bit-slices. Thus, our architecture must contain some bit-level programmability, yet take advantage of the high degree of regularity that exists in datapaths. This is accomplished using a granularity which falls between the two DSP architectures mentioned above. Both its logic and routing resources operate on four bits of data as a unit. This medium level of granularity provides area advantages over bit-level architectures by operating on buses rather than individual wires, but is more flexible than an ALU level device.
The DP-FPGA is organized as shown in Figure 1 , with separate logic and routing resources to construct the three basic components of a system; control logic, datapath and memory. Area and performance advantages can be achieved by optimizing each section for its specific function. However, the flexibility of each is significantly reduced which could lead to poor utilization of resources, increasing area and delay. In this paper, we concentrate on the datapath section which, due to its regularity, provides the potential for significant density improvements that overcome the loss of flexibility. The control section will likely resemble general-purpose architectures which are good at implementing random logic. High density blocks of RAM may be useful in large datapath designs. As we are targeting datapath intensive designs, the datapath section will occupy a large portion of the total area. Thus, the ability to optimize this section will yield an indication of the feasibility of using specialized resources.
The remainder of this paper is organized as follows. Section Figure 2 . An implementation of this section using an FPGA whose logic blocks contain a 3-input lookup table and a flipflop is shown in Figure 3 The basic logic block architecture developed through our informal investigation is shown in Figure  5 . It contains four bit-slices, all of which must be programmed identically since bit sharing is used. Control signals are common to all four slices. The majority of the combinational logic is implemented using a lookup We also found that the flip-flops in the Xilinx CLB were highly utilized when our benchmark circuits were implemented. Therefore, a four bit register is included in each logic block. This idea is supported Go Po by an experimental study conducted by Rose et al. [8] who concluded that it is beneficial to include a D flip-flop in the logic block.
Routing Architecture
The routing architecture of the DP-FPGA is shown in Figure 8 . In contrast to conventional FPGAs, the DP-FPGA provides separate routing resources for data and control signals. A third resource, unique to the DP-FPGA, is the shift block, which is included to eliminate some of the restrictions associated with the use of bit sharing. In this subsection we discuss several issues involving the basic structure of each of the The application of programming bit sharing over four bits of data leads to a higher level of data routing granularity in the DP-FPGA in which all data signals are routed as four-bit buses. A single SRAM cell controls each set of connection elements for the entire bus, providing higher density data routing resources. A key feature of the data interconnection network is the presence of a strong horizontal bias due to the fact that nearly all data bus connections are made between blocks in the same row. Vertical routing is required for shifts of multiples of four bits, connections to the I/O pads, and connections required in situations where the entire bit-slice cannot be placed in the same row (a result of the array of logic blocks being fixed). The fact that there are inherently fewer bends in the pin-to-pin data connections may allow the number of tracks per channel to be reduced for a given flexibility of the channel-to-channel switch blocks, with respect to a general-purpose FPGA with a symmetric routing architecture [9] .
In contrast to data signals, control signals must be routed individually. Rather than explicitly sharing control routing programming bits across four bitslices, each control signal itself is shared. This leads to significant area savings since only one pin is required to connect a control signal to the four-bit slice. Control inputs to lookup tables are treated differently. They have the same pin-to-channel connections as other control signals, but are replicated four times within the logic block to form the equivalent of a data bus.
As in custom VLSI, control signals are run perpendicular to the direction of data flow, giving the control routing structure a strong vertical bias. Ideally, control routing segments should span the entire datapath for improved density and performance. As well, since all control signals are generated above the datapath, the use of long lines would be beneficial. In order to improve routability when more than one datapath is stacked vertically, shorter tracks may also be needed.
The use of programming bit sharing causes two major difficulties. First, since data signals are routed as four-bit buses, it is not possible to implement shifts of non-multiples of four. Second, irregularities in bitslices cannot be handled. To solve these problems, an additional resource, referred to as the shift block, is included in the DP-FPGA.
The shift block is illustrated in Figure 9 . A bidirectional CMOS shifter forms the core of this unit, allowing data buses to be shifted up or down by zero to three bits. Each block can be connected to those directly above and below to perform shifts on wide buses. Each input or output is selected from one of the following four sources on an individual bit basis: a data signal, a common control signal, power or ground. While many programming bits are required, the high degree of flexibility in the choice of signal sources has several purposes. It allows the bits being shifted in to be programmed as zero, one or a control signal and sign extension to be implemented. It provides the ability to place constants on data and control tracks which is useful in handling irregularities, as explained below. Finally, since the connection is bidirectional, control signals can be inserted into data buses and conversely, individual data signals can be tapped off using control resources. The need for a block of such generality was found when implementing circuits in an architecture which uses bit sharing. In many datapaths, the logic in some bit-slices is slightly different from the others. Such irregularities can be handled using constant data buses since an independent value can be placed in each bit position. Consider an example in which the logic for the most significant bit of a four-bit section is F(a,b,c), but for the other three bits is G (a,b,c) . A four-input lookup table can be used to implement this logic by calculating F and G for each slice and selecting one result using a multiplexer controlled by the fourth input s.
Setting s equal to the constant 10002, will produce the required functionality. The failure to include a mechanism to handle such irregularities would significantly restrict the range of circuits that could be implemented using the DP-FPGA.
INVESTIGATION OF DATAPATH LOGIC BLOCKS
This section presents a more detailed study of datapath logic blocks. It parameterizes the set of possible logic blocks based on our informal characterization of datapath circuits and conducts an experimental evaluation of their relative merits. This study is conducted similarly to [8] [10] [11] , but considers only datapaths and is based on the DP-FPGA architecture.
Logic Block Options
The description of the logic block specifies the components for a single bit-slice. This slice is replicated four times to form the complete logic block, with control and programming signals being common to all four slices. For further ease of description, the shared memory lookup table is described as if there are four separate tables that are programmed identically, although it is really implemented as a single table with four read ports.
The trade-off between area efficiency and logic block granularity is examined by varying the size of the lookup table as was done in [8] . In addition, we investigate the possibility of using dedicated resources to increase the density of an FPGA. A dedicated resource will improve the overall density if the reduction in the total number of blocks as a result of the added functionality outweighs the increase in tile area. Thus, the resource must be highly utilized.
Our initial analysis of datapaths showed that the most common functional units are adders, multiplexers and flip-flops. We determined in section 2 that fast carry support for arithmetic functions was essential to datapaths. The use of dedicated logic for multiplexers is investigated by optionally including a hardwired multiplexer and/or a three-state output driver. These options are illustrated in Figure 10 
Experimental Procedure
An experimental approach is taken in order to compare the relative merits of the different logic block options. As with all empirical studies of this nature, the usefulness of the results is highly dependent on the benchmarks used. The eight benchmark circuits used in this study were selected to encompass a range of circuit characteristics, from perfectly regular designs to systems containing several datapaths with irregularities. For example, the circuit mult, is a conventional array multiplier and is perfectly regular. In contrast, the circuit awsim is a hardware accelerator for circuit simulation and includes several subsystems with numerous irregularities.
Each circuit was partitioned into every logic block configuration using an optimization goal of minimizing the number of logic blocks required. The implementation procedure is as follows:
For each benchmark circuit In a practical application, the identification of multiplexers would be built into the LUT mapper algorithm. A pre-processor (step 2) and a post-processor (step 5) are used to separate out the logic which must be mapped and then to repack all of the resources to form complete logic blocks. The primary objective in developing the mapping procedure was to achieve the highest quality results possible and not to bias the mapping towards any particular architecture. The quality of the mapping in this study is essentially determined by the quality of the Chortle program, which has been shown to yield good results [12] . The We use Hill's technique of estimating routing costs by assigning a cost for each logic block pin [11] . Since control lines have less flexibility than data lines, we suggest that a reasonable value for the control pin cost is eight memory cells, while that for data pins without sharing would be fourteen. These costs are doubled for pins with bit sharing to account for the larger number of transistors. These routing parameters correspond to our initial layout studies of the DP-FPGA.
Experimental Results
Using the procedure outlined in the previous section, the number of logic blocks required to implement each of the eight benchmark circuits in all 640 logic block architectures are determined. These values are translated into silicon area estimates using the area model. The different logic block architectures are compared using normalized averages to give each circuit equal weighting. If the implementation area of circuit using logic block x is represented as A, then the corresponding normalized area N/x, as defined in [8] First, we examine the use of dedicated flip-flop enable logic and direct flip-flop inputs, both individually and in combination. Figure 11 plots the optimal architecture for each of the four cases versus K. It is important to keep in mind that for datapaths if a feature is used in one slice, it will likely be used in all slices. Thus, each situation in which the direct input is used saves a logic block for every four bits, which becomes increasingly significant for wider datapaths. We now consider the use of dedicated multiplexers and three-state buffers, again both individually and in combination. Figure 12 plots the average normalized area for the best blocks with these options against lookup table size. It shows that the dedicated multiplexer is not beneficial. The main costs associated with the dedicated multiplexer are one data pin and one control pin. Rose et al. concluded that the most area efficient blocks are those with the largest amount of functionality per connected pin [8] . When implementing datapaths, the two additional input pins associated with the inclusion of a dedicated multiplexer are too expensive to justify the amount of additional functionality they provide when used strictly as a multiplexer. Interestingly, the results show that the inclusion of a dedicated three-state buffer, which is used to construct distributed multiplexers, may be beneficial. Since the data input is hardwired, only an additional control pin is needed. Our mapping scheme uses three-state buffers to build two-to-one multiplexers whenever it is beneficial to do so. As well, three-state buffers can be used to build wide multiplexers efficiently (this transformation was done by hand). For example, using four three-state buffers to build a four-to-one multiplexer instead of three three-input lookup tables will save three logic blocks. Of course, more control logic is required to generate the additional two control signals (which is not accounted for in our experime3nts), but we expect this cost to be small compared to the savings gained across a wide datapath.
There are several considerations in determining the configuration of logic block output signals. A decision must be made as to which signals should be available as possible outputs. As well, the number of logic block output pins must be determined. This involves a trade-off. Having a large number of outputs improves the utilization of the block, but requires more data pins. If the number of output pins is less than the number of output candidates, a multiplexing scheme must be used. Figure 13 plots average normalized area against number of output pins for some interesting blocks. In cases where there are several configurations having the same number of pins, the best one is chosen for each architecture. This plot shows that having two output pins is the best choice when the architecture contains both direct input capabilities and dedicated logic for flip-flop enables. This is because the majority of blocks require only one or two outputs. Using three outputs is a close second choice, as the extra output allows the three-state buffers to be more heavily utilized. Figure 13 shows that if the logic block does not have direct input and enable options, then only one output should be used. These results suggest that extra output pins are only needed to allow the lookup In particular, we investigated the influence of the pin cost estimates as these parameters are the least well known. We found that varying the data pin cost by ___50% did not change the best block. As the control pin cost is raised above 25% of its nominal value, the use of the three-state buffer (which adds a control pin) becomes inferior. The block that produced the smallest average area over a wide range of parameter variations is the one shown in Figure 10 , except no dedicated multiplexer is included (D 1El K4M007).
Comparison with Commercial Architectures
Having described the DP-FPGA architecture and discussed the experimental results, we now make a qualitative comparison with existing commercial devices, namely the Xilinx XC4000 [2] , Altera Flex [4] , and AT&T ORCA [5] series FPGAs. These three were chosen due to their similarities with the DP-FPGA (SRAM technology, lookup tables) and due to their added support for datapaths. All three have included a dedicated carry chain which has widely been found to be essential for datapaths. However, their ripple carry techniques cannot match the four-bit carry skip scheme of the DP-FPGA in terms of performance, which can be critical for wide datapaths. Figure 13 suggests is the proper number when no direct input and enable are used.
The XC4000 allows both D and Q to be available simultaneously, but AT&T does not (for four-bit buses). This means that in the ORCA architecture it is not possible use the direct input to build a four-bit data register and independently use the lookup tables for four bit-slices of datapath logic (they can be used for a control function).
While many of the features of existing FPGAs are similar to those of the DP-FPGA, there is a fundamental difference which is the amount of resource sharing that is exploited. The Flex block is one bit wide, allowing no sharing between slices. The XC4000 block can share control pins for flip-flop enables, set/resets and clocks across two slices. The ORCA block can implement four slices and utilizes the highest degree of sharing. Enables, set/resets and clocks are shared by all four flip-flops. In addition, three lookup table inputs are shared between pairs of 4-LUTs. However, this also limits the lookup table functionality for datapaths as the four 4-LUTs cannot implement functions of 2 data and 2 control inputs or 3 data and 1 control input, making them more comparable to the 3-LUT version of the DP-FPGA. Control inputs to lookup tables are shared across only two slices, as compared to four in the DP-FPGA. However, the ORCA structure is exceptional at building wide multiplexers.
The DP-FPGA not only shares control signals across four slices, but programming information as well. For example, the four 4-LUTs used in a four-bit wide section of datapath logic require 64 SRAM cells in each of the three commercial FPGAs, where as the DP-FPGA requires only 16. The same ratio holds true for all logic block features requiring programming cells and most importantly in the data routing fabric, giving the DP-FPGA superior density for datapaths.
Unfortunately, there is a penalty for using such a degree of sharing, which is the inability to implement control function with reasonable cost. Distinct control logic blocks are required.
EXPERIMENTAL ANALYSIS OF BIT SHARING
Without having fully defined the routing architecture at this point in our research, we cannot make a numerical comparison of the DP-FPGA architecture with presently available commercial architectures. We would, however, like to get an indication of the potential of such an FPGA. To gain some insight into the usefulness of bit sharing, we compare the best block architecture determined in section 3 with the same architecture without bit sharing (independent 1-bit blocks).
For the purpose of the following discussion, we define an ideal datapath as one whose width is a multiple of four and which contains no irregularities. An ideal datapath mapped into logic blocks without bit sharing requires exactly four times the number of blocks. If no shifting is allowed, the 4-bit block will provide much better density since approximately onefourth the number of SRAM cells are required. These savings are reduced for real datapaths due to the following three factors: (i) datapath widths need to be extended to multiples of four; (ii) irregularities require additional logic; (iii) shift blocks are required. The reduction in flexibility due to bit sharing in factors (i) and (ii) may require additional blocks in the bit sharing case, reducing the 1-bit to 4-bit block ratio below four. Factor (iii) is an overhead cost associated with bit sharing, regardless of regularity.
To see how these factors influence the implementation area, the benchmark circuits were mapped into the 1-bit blocks using the procedure described in section 3, except all bits are mapped independently and no additional logic is added for datapath extension or irregularities. A modification of the area model is used to estimate the area of the one-bit block. This involves the straightforward scaling of the logic block area components and the removal of the shift block. The routing area modifications require an estimate of the relative cost of a 4-bit data pin to a 1-bit data pin. While the number of tracks per slice and thus the number of SRAM cells per pin will not change, each SRAM cell in the 4-bit version will control four pass transistors or multiplexers rather than one. As a conservative estimate we set the cost of the 1-bit data pin as half that of the four-bit pin. The cost of a control pin does not change. Table IV summarizes the results.
If each circuit consisted of only ideal datapaths, the number of blocks in the 4-bit case would be A 4.
The column titled "Increase over Ideal" represents the percentage increase of the actual number of 4-bit blocks over this ideal value. It is an indication of how far each circuit is from ideal regularity due to factors (i) and (ii). Table IV shows that an average of 13% more blocks are required. Despite these costs and the shift block overhead, the total area is still estimated to be 2 to 2.5 times larger if bit sharing is not used. While this is only a rough approximation since the actual values depend heavily on the physical layout, it suggests that significant improvement in density can be achieved through the use of bit sharing. The effect of bit sharing on other architectures or using other area models will depend on the cost of the SRAM cells and control circuitry relative to the total tile cost, as the area of these resources is reduced by a factor approaching four. The preceding discussion considers only the effectiveness of bit sharing. The optimizations of the logic block and routing architectures discussed are also expected to contribute significantly to the DP-FPGA's density advantage. channel widths, the segment length distribution and the pin-to-channel and channel-to-channel flexibilities. As well, the control and memory sections as well as their interconnections to the datapath will be explored. While this paper focused primarily on reducing area, we will also study its ability to improve performance in more detail.
CONCLUSIONS AND FUTURE WORK
This paper has proposed a new FPGA architecture which provides a significant improvement in the density of datapaths compared to general-purpose architectures. Different logic and routing resources are utilized for the datapath, control and memory portions of a system, allowing them to be optimized separately. Datapath density gains are made primarily through the use of a technique referred to as programming bit sharing. Experimental estimates show that the use of bit sharing can improve densities by a factor of two over an identical architecture that contains no sharing. Further optimizations of the logic block and routing architectures are expected to contribute to the density improvements as well.
Each logic block in the DP-FPGA operates on N bits of data, with typically N equal to four. An investigation of single output lookup table-based logic blocks within the DP-FPGA framework was conducted. We concluded that a dedicated carry chain and a four-bit register are essential components of the logic block. Based on experimental results, we determined that a lookup table with four inputs per bitslice would be a good choice of lookup table granularity. We also found that allowing the register to be used independently of the lookup table is beneficial provided that dedicated enable circuitry is included. While the use of dedicated three-state buffers inside the logic block proved to be marginally useful for implementing distributed multiplexers, the inclusion of a multiplexer with one input hardwired to the table output was not.
In the future, we will investigate a number of issues concerning the datapath routing architecture, such as the use of nearest-neighbour connections, the
